outputBoard_2x_16A.pro 3.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263
  1. update=Sa 02 Jan 2021 01:59:47 CET
  2. version=1
  3. last_client=kicad
  4. [general]
  5. version=1
  6. RootSch=
  7. BoardNm=
  8. [cvpcb]
  9. version=1
  10. NetIExt=net
  11. [eeschema]
  12. version=1
  13. LibDir=
  14. [eeschema/libraries]
  15. [schematic_editor]
  16. version=1
  17. PageLayoutDescrFile=
  18. PlotDirectoryName=
  19. SubpartIdSeparator=0
  20. SubpartFirstId=65
  21. NetFmtName=Pcbnew
  22. SpiceAjustPassiveValues=0
  23. LabSize=50
  24. ERC_TestSimilarLabels=1
  25. [pcbnew]
  26. version=1
  27. PageLayoutDescrFile=
  28. LastNetListRead=outputBoard_2x_16A.net
  29. CopperLayerCount=2
  30. BoardThickness=1.6
  31. AllowMicroVias=0
  32. AllowBlindVias=0
  33. RequireCourtyardDefinitions=0
  34. ProhibitOverlappingCourtyards=1
  35. MinTrackWidth=0.2
  36. MinViaDiameter=0.4
  37. MinViaDrill=0.3
  38. MinMicroViaDiameter=0.2
  39. MinMicroViaDrill=0.09999999999999999
  40. MinHoleToHole=0.25
  41. TrackWidth1=0.25
  42. TrackWidth2=0.5
  43. TrackWidth3=2
  44. TrackWidth4=3
  45. TrackWidth5=4
  46. ViaDiameter1=0.8
  47. ViaDrill1=0.4
  48. dPairWidth1=0.2
  49. dPairGap1=0.25
  50. dPairViaGap1=0.25
  51. SilkLineWidth=0.12
  52. SilkTextSizeV=1
  53. SilkTextSizeH=1
  54. SilkTextSizeThickness=0.15
  55. SilkTextItalic=0
  56. SilkTextUpright=1
  57. CopperLineWidth=0.2
  58. CopperTextSizeV=1.5
  59. CopperTextSizeH=1.5
  60. CopperTextThickness=0.3
  61. CopperTextItalic=0
  62. CopperTextUpright=1
  63. EdgeCutLineWidth=0.05
  64. CourtyardLineWidth=0.05
  65. OthersLineWidth=0.15
  66. OthersTextSizeV=1
  67. OthersTextSizeH=1
  68. OthersTextSizeThickness=0.15
  69. OthersTextItalic=0
  70. OthersTextUpright=1
  71. SolderMaskClearance=0
  72. SolderMaskMinWidth=0
  73. SolderPasteClearance=0
  74. SolderPasteRatio=-0
  75. [pcbnew/Layer.F.Cu]
  76. Name=F.Cu
  77. Type=0
  78. Enabled=1
  79. [pcbnew/Layer.In1.Cu]
  80. Name=In1.Cu
  81. Type=0
  82. Enabled=0
  83. [pcbnew/Layer.In2.Cu]
  84. Name=In2.Cu
  85. Type=0
  86. Enabled=0
  87. [pcbnew/Layer.In3.Cu]
  88. Name=In3.Cu
  89. Type=0
  90. Enabled=0
  91. [pcbnew/Layer.In4.Cu]
  92. Name=In4.Cu
  93. Type=0
  94. Enabled=0
  95. [pcbnew/Layer.In5.Cu]
  96. Name=In5.Cu
  97. Type=0
  98. Enabled=0
  99. [pcbnew/Layer.In6.Cu]
  100. Name=In6.Cu
  101. Type=0
  102. Enabled=0
  103. [pcbnew/Layer.In7.Cu]
  104. Name=In7.Cu
  105. Type=0
  106. Enabled=0
  107. [pcbnew/Layer.In8.Cu]
  108. Name=In8.Cu
  109. Type=0
  110. Enabled=0
  111. [pcbnew/Layer.In9.Cu]
  112. Name=In9.Cu
  113. Type=0
  114. Enabled=0
  115. [pcbnew/Layer.In10.Cu]
  116. Name=In10.Cu
  117. Type=0
  118. Enabled=0
  119. [pcbnew/Layer.In11.Cu]
  120. Name=In11.Cu
  121. Type=0
  122. Enabled=0
  123. [pcbnew/Layer.In12.Cu]
  124. Name=In12.Cu
  125. Type=0
  126. Enabled=0
  127. [pcbnew/Layer.In13.Cu]
  128. Name=In13.Cu
  129. Type=0
  130. Enabled=0
  131. [pcbnew/Layer.In14.Cu]
  132. Name=In14.Cu
  133. Type=0
  134. Enabled=0
  135. [pcbnew/Layer.In15.Cu]
  136. Name=In15.Cu
  137. Type=0
  138. Enabled=0
  139. [pcbnew/Layer.In16.Cu]
  140. Name=In16.Cu
  141. Type=0
  142. Enabled=0
  143. [pcbnew/Layer.In17.Cu]
  144. Name=In17.Cu
  145. Type=0
  146. Enabled=0
  147. [pcbnew/Layer.In18.Cu]
  148. Name=In18.Cu
  149. Type=0
  150. Enabled=0
  151. [pcbnew/Layer.In19.Cu]
  152. Name=In19.Cu
  153. Type=0
  154. Enabled=0
  155. [pcbnew/Layer.In20.Cu]
  156. Name=In20.Cu
  157. Type=0
  158. Enabled=0
  159. [pcbnew/Layer.In21.Cu]
  160. Name=In21.Cu
  161. Type=0
  162. Enabled=0
  163. [pcbnew/Layer.In22.Cu]
  164. Name=In22.Cu
  165. Type=0
  166. Enabled=0
  167. [pcbnew/Layer.In23.Cu]
  168. Name=In23.Cu
  169. Type=0
  170. Enabled=0
  171. [pcbnew/Layer.In24.Cu]
  172. Name=In24.Cu
  173. Type=0
  174. Enabled=0
  175. [pcbnew/Layer.In25.Cu]
  176. Name=In25.Cu
  177. Type=0
  178. Enabled=0
  179. [pcbnew/Layer.In26.Cu]
  180. Name=In26.Cu
  181. Type=0
  182. Enabled=0
  183. [pcbnew/Layer.In27.Cu]
  184. Name=In27.Cu
  185. Type=0
  186. Enabled=0
  187. [pcbnew/Layer.In28.Cu]
  188. Name=In28.Cu
  189. Type=0
  190. Enabled=0
  191. [pcbnew/Layer.In29.Cu]
  192. Name=In29.Cu
  193. Type=0
  194. Enabled=0
  195. [pcbnew/Layer.In30.Cu]
  196. Name=In30.Cu
  197. Type=0
  198. Enabled=0
  199. [pcbnew/Layer.B.Cu]
  200. Name=B.Cu
  201. Type=0
  202. Enabled=1
  203. [pcbnew/Layer.B.Adhes]
  204. Enabled=1
  205. [pcbnew/Layer.F.Adhes]
  206. Enabled=1
  207. [pcbnew/Layer.B.Paste]
  208. Enabled=1
  209. [pcbnew/Layer.F.Paste]
  210. Enabled=1
  211. [pcbnew/Layer.B.SilkS]
  212. Enabled=1
  213. [pcbnew/Layer.F.SilkS]
  214. Enabled=1
  215. [pcbnew/Layer.B.Mask]
  216. Enabled=1
  217. [pcbnew/Layer.F.Mask]
  218. Enabled=1
  219. [pcbnew/Layer.Dwgs.User]
  220. Enabled=1
  221. [pcbnew/Layer.Cmts.User]
  222. Enabled=1
  223. [pcbnew/Layer.Eco1.User]
  224. Enabled=1
  225. [pcbnew/Layer.Eco2.User]
  226. Enabled=1
  227. [pcbnew/Layer.Edge.Cuts]
  228. Enabled=1
  229. [pcbnew/Layer.Margin]
  230. Enabled=1
  231. [pcbnew/Layer.B.CrtYd]
  232. Enabled=1
  233. [pcbnew/Layer.F.CrtYd]
  234. Enabled=1
  235. [pcbnew/Layer.B.Fab]
  236. Enabled=1
  237. [pcbnew/Layer.F.Fab]
  238. Enabled=1
  239. [pcbnew/Layer.Rescue]
  240. Enabled=0
  241. [pcbnew/Netclasses]
  242. [pcbnew/Netclasses/Default]
  243. Name=Default
  244. Clearance=2
  245. TrackWidth=0.25
  246. ViaDiameter=0.8
  247. ViaDrill=0.4
  248. uViaDiameter=0.3
  249. uViaDrill=0.1
  250. dPairWidth=0.2
  251. dPairGap=0.25
  252. dPairViaGap=0.25
  253. [pcbnew/Netclasses/1]
  254. Name=Low Voltage
  255. Clearance=0.2
  256. TrackWidth=0.25
  257. ViaDiameter=0.8
  258. ViaDrill=0.4
  259. uViaDiameter=0.3
  260. uViaDrill=0.1
  261. dPairWidth=0.2
  262. dPairGap=0.25
  263. dPairViaGap=0.25